Systematic Evaluation of the effect of Temperature Sensitivity and Channel Length Scaling on Electrical Performance of Nanowire Transistors

Authors

Keywords:

CHANNEL LENGTH SCALING, ELECTRICAL CHARACTERISTICS, GaAs-NWFET, Ge-NWFET, Si-NWFET, TEMPERATURE SENSITIVITY

Abstract

This paper presents a comparison of the electrical performance and temperature sensitivity of Silicon Nanowire Field-effect Transistors (Si-NWFETs), Germanium Nanowire Field-effect Transistors (Ge-NWFETs), and Gallium Arsenide Nanowire Field-effect Transistors (GaAs-NWFETs) when the channel length is scaled down. To analyze the electrical behavior of the devices, the MuGFET simulator was used during the simulations and the devices were simulated at various channel lengths: 25 nm, 45 nm, 65 nm, 85 nm, and 105 nm and temperature range 250 K–450 K. The electrical properties investigated include drain current (ID), drain induced barrier lowering (DIBL) sub threshold-swing (SS), and threshold voltage (VTH). The results show that in terms of the electrical characteristics, GaAs-NWFET exhibits the lowest DIBL value of 16.68mV/V at the channel length of 105 nm, threshold voltage of 0.32 V at channel length of 25 nm; making it a nanodevice with minimized short channel effects among the three investigated devices. For temperature sensitivity, the GaAs-NWFET exhibits the overall highest drain current of 1.70 × 10-3A/µm at 450 K and the channel length of 85 nm; making it the best temperature nanosensor among the three investigated nanowire transistors. The finding suggests the consideration of channel material selection and channel length optimization for designing temperature-sensitive nanodevices with reduced short channel effects.

Author Biographies

Nura Muhammad Shehu

Lecturer I

Physics Department Bayero university kano.

Sulaiman Muhammad Gana

Physics department

Senior Lecturer

Dimensions

Al-jawadi, A. S., Yaseen, M. T., & Najim, Q. T. (2025). Anbar Journal of Engineering Science Challenges and Prospects of Nanoscale MOSFET Scaling : A Review. 16(2), 117–128. https://doi.org/http://doi.org/10.37649/AJES-25-018

Chang, P., Liu, X., Liu, F., & Du, G. (2019). First-principles based ballistic transport simulation of monolayer and few-layer InSe FETs. Japanese Journal of Applied Physics, 58(SB). https://doi.org/10.7567/1347-4065/aafb4f

Guerfi, Y., & Larrieu, G. (2016). Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around. Nanoscale Research Letters, 11(1), 1–7. https://doi.org/10.1186/s11671-016-1396-7

Huang, J. (2022). Research Progresses on Suppressing the Short-Channel Effects of Field-Effect Transistor. Highlights in Science, Engineering and Technology, 27, 361–367. https://doi.org/10.54097/hset.v27i.3779

Khan, T., Iztihad, H. M., Sufian, A., Alam, M. N. K., Mollah, M. N., & Islam, M. R. (2015). Gate length scaling of Si nanowire FET: A NEGF study. 2nd International Conference on Electrical Engineering and Information and Communication Technology, ICEEiCT 2015, (May), 21–23. https://doi.org/10.1109/ICEEICT.2015.7307505

Kim, S., Kim, J., Jang, D., Ritzenthaler, R., Parvais, B., Mitard, J., Mertens, H., Chiarella, T., Horiguchi, N., & Lee, J. W. (2020). Comparison of temperature dependent carrier transport in FinFET and gate-all-around nanowire FET. Applied Sciences (Switzerland), 10(8), 7. https://doi.org/10.3390/APP10082979

Liang, G., Xiang, J., Kharche, N., Klimeck, G., Lieber, C. M., & Lundstrom, M. (2007). Performance analysis of a Ge/Si core/shell nanowire field-effect transistor. Nano Letters, 7(3), 642–646. https://doi.org/10.1021/nl062596f

Musa, I. M., Muhammad, H., & Galadanci, G. S. M. (2025). Simulation Study of Gaas-Based Nanowire Field Effect Transistor ( Nw-Fet ) For Low Power Applications. 11(4), 405–419. https://doi.org/https://dx.doi.org/10.4314/dujopas.v11i4b.36 ISSN

Mustafa, M., Bhat, T. A., & Beigh, M. R. (2013). Threshold Voltage Sensitivity to Metal Gate Work-Function Based Performance Evaluation of Double-Gate n-FinFET Structures for LSTP Technology. 2013(March), 17–22. https://doi.org/http://dx.doi.org/10.4236/wjnse.2013.31003

Navaneetha, A., & Bikshalu, K. (2023). Reliability Analysis of FinFET Based High Performance Circuits. Electronics (Switzerland), 12(6). https://doi.org/10.3390/electronics12061407

Pu, C., Zhou, Y., Zhao, J., Wang, A., Zhou, J., & Wang, C. (2026). Innovative Nanowire Structures for Sensors: Advanced Synthetic Nanowire Strategies. Crystals, 16(3). https://doi.org/10.3390/cryst16030173

Srivastava, P., Upadhyaya, A., Yadav, S., Negi, C. M. S., & Singh, A. K. (2025). Analysis of Nanoscale Short Channel Effects in Cylindrical Gate-All-Around Junctionless FETs and Performance Enhancement with GaAs and III–V Materials for Low-Power, High Frequency Applications. Electronics (Switzerland), 14(6). https://doi.org/10.3390/electronics14061134

Vimala, P., V, R. N., Professor, A., & Student, U. (2019). Comparative Study of Multi-gate Nanowire Field Effect Transistor. Journal of Nanotechnology and Nano-Engineering, 5(3), 1–9. http://doi.org/10.5281/zenodo.3451862

Zhao, P., Cao, L., Wang, G., & Wu, Z. (2023). The Impact of Ambient Temperature on Electrothermal Characteristics in Stacked Nanosheet Transistors with Multiple Lateral Stacks. 13(22), 2971. https://doi.org/doi.org/10.3390/nano13222971

Published

2026-08-31

How to Cite

Darma, A. A., Shehu, N. M., & Gana, S. M. (2026). Systematic Evaluation of the effect of Temperature Sensitivity and Channel Length Scaling on Electrical Performance of Nanowire Transistors. Nigerian Journal of Applied Physics, 2(3), 9-15. https://doi.org/10.62292/njap-v2i3-2026-87

How to Cite

Darma, A. A., Shehu, N. M., & Gana, S. M. (2026). Systematic Evaluation of the effect of Temperature Sensitivity and Channel Length Scaling on Electrical Performance of Nanowire Transistors. Nigerian Journal of Applied Physics, 2(3), 9-15. https://doi.org/10.62292/njap-v2i3-2026-87